首页> 外文学位 >Low Power Context Adaptive Variable length Encoder in H.264.
【24h】

Low Power Context Adaptive Variable length Encoder in H.264.

机译:H.264中的低功耗上下文自适应可变长度编码器。

获取原文
获取原文并翻译 | 示例

摘要

The adoption of digital TV, DVD video and Internet streaming led to the development of Video compression. H.264/AVC is the industry standard delivering highly efficient and reliable video compression. In this Video compression standard, H.264/AVC one of the technical developments adopted is the Context adaptive entropy coding schemes.;This thesis developed a complete VHDL behavioral model of a variable length encoder. A synthesizable hardware description is then developed for components of the variable length encoder using Synopsys tools. Many implementations were focused on density and speed to reduce the hardware cost and improve quality but with higher power consumption. Low power consumption of an IC leads to lower heat dissipation and thereby reduces the need for bigger heat sinking devices. Reducing the need for heat sinking devices can provide lot of advantages to the manufacturers in terms of cost and size of the end product. Focus towards smaller area with higher power consumption may not be appropriate for some end products that need thinner mechanical enclosures because even if the design has smaller area it needs a bigger heat sink thereby making the enclosures bigger. This thesis therefore aimed at low power consumption without compromising much on the area. The designed architecture enables real-time processing for QCIF and CIF frames with 60-fps using 100MHz clock. The resultant hardware power is 1.4mW at 100MHz using 65nm technology. The total logic gate count is 32K gates.
机译:数字电视,DVD视频和Internet流的采用导致视频压缩的发展。 H.264 / AVC是提供高效和可靠视频压缩的行业标准。在该视频压缩标准中,采用的H.264 / AVC技术是上下文自适应熵编码方案。本文建立了一个完整的可变长度编码器VHDL行为模型。然后,使用Synopsys工具为可变长度编码器的组件开发了可综合的硬件描述。许多实现方式集中在密度和速度上,以降低硬件成本并提高质量,但功耗更高。 IC的低功耗导致较低的散热,从而减少了对更大的散热装置的需求。就最终产品的成本和尺寸而言,减少对散热装置的需求可以为制造商提供很多优势。对于某些需要较薄机械外壳的最终产品而言,将注意力集中在具有较高功耗的较小区域上可能不合适,因为即使设计的面积较小,它也需要较大的散热器,从而使外壳更大。因此,本论文旨在降低功耗,而又不损害面积。设计的架构可使用100MHz时钟以60 fps实时处理QCIF和CIF帧。使用65nm技术在100MHz时产生的硬件功率为1.4mW。逻辑门总数为32K门。

著录项

  • 作者

    Lingupanda, Soumya.;

  • 作者单位

    Rochester Institute of Technology.;

  • 授予单位 Rochester Institute of Technology.;
  • 学科 Engineering Computer.
  • 学位 M.S.
  • 年度 2012
  • 页码 53 p.
  • 总页数 53
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类 公共建筑;
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号