首页> 外文会议>Symposium on defect and impurity engineered semiconductors >Compliant substrates with an embedded twist boundary
【24h】

Compliant substrates with an embedded twist boundary

机译:符合嵌入式扭曲边界的柔顺基材

获取原文

摘要

In this article, we propose a new model to explain how heteroepitaxial layers grown on a twist-bonded thin layer may have a significantly reduced number of threading dislocations even if the strain in the epitaxial layers is relaxed. We first point out the deficiency in the existing compliant substrate theory by showing that all the synthesized "compliant substrates" fail to behave as "ideal" free-standing templates assumed by the current theory. Our new model is constructed on the based of stress field interactions between the heteroepitaxial layer and the embedded twist boundary. In the new model, the reduction in threading dislocation density originates from the extension of the dislocation half loops due to the effect of misfit dislocation pinning by the twist boundary. When the average size of the dislocation half loops increases substantially from micrometers to millimeters or even to the size of the wafer, the density of threading dislocations drops significantly. This model does not require any "macroscopic" motion between the bonded thin layer and the handle wafer as the current theory does, which makes it more agreeable with the experimental results.
机译:在本文中,我们提出了一种新模型,以解释在扭曲粘结的薄层上生长的异质轴层是如何具有显着减少的螺纹位错数,即使外延层中的应变被弛豫。我们首先通过表明所有合成的“柔顺的基板”作为当前理论承担的“理想”自由站模板,所有合成的“柔顺的基板”指出了现有柔顺基材理论的缺陷。我们的新模型是基于杂曲线层和嵌入式扭曲边界之间的应力场相互作用。在新模型中,由于扭曲边界的错位位错钉扎的效果,螺纹位错密度的减小来自位错半环的延伸。当位错半环的平均尺寸基本上从微米增加到毫米甚至晶片的尺寸时,螺纹位错的密度显着下降。随着电流理论的表现,该模型不需要在粘合的薄层和手柄晶片之间进行任何“宏观”运动,这使得它使其更加令人讨厌。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号