首页> 外文会议>Electronics, Circuits and Systems, 2008 15th IEEE International Conference on >Constrained piecewise polinomial approximation for hardware implementation of elementary functions
【24h】

Constrained piecewise polinomial approximation for hardware implementation of elementary functions

机译:基本函数的硬件实现的约束分段多项式逼近

获取原文

摘要

This paper presents a novel technique for designing piecewise polynomial interpolators for hardware implementation of elementary functions. In the proposed approach, we impose special constraints between polynomial coefficients of adjacent segments. This allows to significantly reduce look-up table size with respect to standard, unconstrained piecewise polynomial approximations, with negligible reduction in accuracy. The reduction of look-up table size improves performances in terms of area and speed. Implementations of linear and quadratic interpolators for the reciprocal function f(x)=1/x are presented and analyzed as an application example in the paper.
机译:本文提出了一种用于设计分段多项式插值器以实现基本功能的硬件的新颖技术。在提出的方法中,我们在相邻段的多项式系数之间强加了特殊的约束。相对于标准无约束分段多项式逼近,这可以显着减小查找表的大小,而精度的降低可忽略不计。查找表大小的减小提高了面积和速度方面的性能。提出并分析了倒数函数f(x)= 1 / x的线性和二次插值器的实现,并作为应用示例进行了分析。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号