首页> 外文会议>IEEE Custom Integrated Circuits Conference >Conductance modulation techniques in switched-capacitor DC-DC converter for maximum-efficiency tracking and ripple mitigation in 22nm Tri-gate CMOS
【24h】

Conductance modulation techniques in switched-capacitor DC-DC converter for maximum-efficiency tracking and ripple mitigation in 22nm Tri-gate CMOS

机译:开关电容器DC-DC转换器中的电导调制技术,用于22nm三门CMOS中的最大效率跟踪和纹波缓解

获取原文

摘要

Active conduction modulation techniques are demonstrated in a fully integrated multi-ratio switched-capacitor voltage regulator with hysteretic control, implemented in 22nm tri-gate CMOS with high-density MIM capacitor. We present (i) an adaptive switching frequency and switch-size scaling scheme for maximum efficiency tracking across a wide range voltages and currents, governed by a frequency-based control law that is experimentally validated across multiple dies and temperatures, and (ii) a simple active ripple mitigation technique to modulate gate drive of select MOSFET switches effectively in all conversion modes. Efficiency boosts upto 15% at light loads are measured under light load conditions. Load-independent output ripple of <50mV is achieved, enabling fewer interleaving. Testchip implementations and measurements demonstrate ease of integration in SoC designs, power efficiency benefits and EMI/RFI improvements.
机译:主动传导调制技术在具有滞后控制的完全集成的多比率开关 - 电容器电压调节器中进行了演示,在22nm三栅极CMOS中实现,具有高密度MIM电容。 我们展示(i)自适应开关频率和开关尺寸缩放方案,用于通过基于频率的控制规律控制的宽范围电压和电流的最大效率跟踪,该频率控制法在多个模具和温度上进行实验验证,以及(ii)a 简单的主动纹波缓解技术,用于在所有转换模式中有效地调制选择MOSFET交换机的栅极驱动。 在轻负载条件下测量光负荷在光负荷下升高的效率升高。 实现<50mV的负载无关输出纹波,从而实现更少的交织。 TestChip实现和测量表明了SoC设计的易于集成,功率效率优势和EMI / RFI改进。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号