首页> 外文会议>Test Symposium, 1996., Proceedings of the Fifth Asian >Realistic linked memory cell array faults
【24h】

Realistic linked memory cell array faults

机译:实际的链接存储单元阵列故障

获取原文

摘要

The problem of designing memory tests is to establish a relevant set of fault models only consisting of those faults which are shown to be possible to occur in practice. Thereafter, it is a challenge to the test designer to design an optimum test covering the faults of the established fault models. A new fault model, the disturb fault model, is introduced. The notation of linked faults is established and it is shown that march tests can only detect a subset of all linked faults. Thereafter, the universe of linked faults is reduced to the set of realistic linked faults. Last, the effectiveness of the realistic linked fault model is shown via new tests with a higher fault coverage and a shorter test length.
机译:设计内存测试的问题是建立一组相关的故障模型,这些故障模型仅由在实践中可能出现的那些故障组成。此后,测试设计人员面临的挑战是设计涵盖已建立故障模型的故障的最佳测试。介绍了一种新的故障模型,即干扰故障模型。建立了链接故障的表示法,它表明行军测试只能检测所有链接故障的子集。此后,将链接断层的范围简化为一组实际的链接断层。最后,通过具有较高故障覆盖率和较短测试时间的新测试,可以显示实际的链接故障模型的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号