Design of a Virtual Logic Analyzer Based on FPGA

摘要

This paper introduces a kind of virtual logic analyzer based on FPGA for hardware circuit and LabVIEW graphical language for the host computer software. It focuses on the integration of the hardware, and data processing by software. The results of specific tests show that the virtual instrument has the characteristics of functional modularization, friendly interface, easy maintenance, lower cost and so on.