首页> 外文会议>IEEE International Conference on Bioinformatics and Bioengineering >A Low Power Digitally Assisted Analog Front End for Neural Interface with Optical Reception
【24h】

A Low Power Digitally Assisted Analog Front End for Neural Interface with Optical Reception

机译:用于光接收的神经接口的低功耗数字辅助模拟前端

获取原文

摘要

This paper presents the design and implementation of a low power, low noise, digitally assisted analog front end for Micro Neural Interface(MNI) in 180nm CMOS technology used for Neural Spike Detection. The inductively coupled RF power harvested system uses a low power two stage neural amplifier with a mid-Band gain of 59.1 dB with a 3-dB band width(BW) of 0.45 to 8KHz, input referred noise of 8.7μVrms and power consumption of 3.19uW on less than 1V [1]. The central controller operates at 200KHz at 500mV consuming a 33.4nW of power while transmitting 8-bit neural data at 200kbps data rate to the final stage [1]. The simulation results and silicon correlation shows the suitability of the Neural Spike Detection system. Fabrication was carried out in UMC 180nm CMOS.
机译:本文提出了用于神经峰值检测的180nm CMOS技术的微神经界面(MNI)的低功耗,低噪声,数字辅助模拟前端的设计和实现。电感耦合的RF功率收获系统使用低功率两级神经放大器,带有59.1dB的中频增益,3dB带宽(BW)为0.45至8kHz,输入引用噪声为8.7μVRMS,功耗为3.19 uw不到1V [1]。中央控制器在200mV的200mV下运行,消耗33.4NW,同时以200kbps数据速率传输8位神经数据到最终阶段[1]。仿真结果和硅相关表示神经尖峰检测系统的适用性。在UMC 180nm CMOS中进行制造。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号