首页> 外文会议>8th IEEE International NEWCAS Conference >A simple fault-tolerant digital voter circuit in TMR nanoarchitectures
【24h】

A simple fault-tolerant digital voter circuit in TMR nanoarchitectures

机译:TMR纳米架构中的简单容错数字表决器电路

获取原文

摘要

Nanoelectronic systems are now more and more prone to faults and defects, permanent or transient. Redundancy techniques are implemented widely to increase the reliability, especially the TMR — Triple Modular Redundancy. However, many researchers assume that the voter is perfect and this may not be true. This paper proposes a simple but effective fault-tolerant voter circuit which is more reliable and less expensive. Experimental results demonstrate its improvement over the former TMR structures.
机译:现在,纳米电子系统越来越倾向于永久性或暂时性的故障和缺陷。冗余技术被广泛采用以提高可靠性,尤其是TMR —三重模块化冗余。但是,许多研究人员认为选民是完美的,而事实并非如此。本文提出了一种简单但有效的容错表决器电路,该电路更可靠,成本更低。实验结果表明,它比以前的TMR结构有所改进。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号