In this work we propose an exact technique for efficient computation of signal statistics during high-level synthesis for low-power of signal statistics during high-level synthesis for low-power of general control-dominated designs. Our approach does not require iterative simulation: simulation is performed once for all to collect boundary information that will be repeatedly exploited for computing signal statistics for alternative implementations.
展开▼