首页> 外文会议>International symposium on Physical design >A faster implementation of APlace
【24h】

A faster implementation of APlace

机译:一个速度的一个地方的实现

获取原文

摘要

APlace is a high quality, scalable analytical placer. This paper describes our recent efforts to improve APlace for speed and scalability. We explore various wirelength and density approximation functions. We speed up the placer using a hybrid usage of wirelength and density approximaions during he course of multi-level placement, and obtain 2-2.5 imes speedup of global placement on the IBM ISPD04 and ISPD05 benchmarks. Recent applications of the APlace framework to supply voltage degradation-aware placement and lens aberration-aware timing-driven placement are also briefly described.
机译:APLACL是一种高质量,可扩展的分析置剂。本文介绍了我们最近的努力,以改善速度和可扩展性。我们探索各种WireLength和密度近似函数。我们在多级别放置过程中使用Hybrid使用WireLight和Liquence Questims的混合使用者加快放置器,并在IBM ISPD04和ISPD05基准上获得2-2.5 IMES加速全局放置。还简要地描述了最近的APLACH框架来供应电压降级的放置和镜头像差感知时序驱动的放置。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号