Instant Silicon Solution Platform (ISSP), which is being developed to fill the gap between FPGAs'/> Design methodology and tools for NEC electronics' structured ASIC ISSP
首页> 外文会议>International symposium on Physical design >Design methodology and tools for NEC electronics' structured ASIC ISSP
【24h】

Design methodology and tools for NEC electronics' structured ASIC ISSP

机译:NEC电子结构ASIC ISSP的设计方法和工具

获取原文

摘要

In this paper, we describe a design methodology and tools for NEC Electronics' structured ASIC, Instant Silicon Solution Platform (ISSP), which is being developed to fill the gap between FPGAs and standard cell-based ASICs. The ISSP has a unique regular-fabric architecture designed to achieve both a short time to production and high-performance LSI design. We have developed a special design methodology and tools to fully exploit the capability of this new device. Experimental results for industrial data show that our approach has advantages for ISSP design.
机译:在本文中,我们描述了NEC电子结构ASIC的设计方法和工具,即时硅解决方案平台(ISSP)正在开发的,以填补FPGA和基于标准单元的ASIC之间的差距。该ISSP拥有独特的常规结构架构,旨在实现生产和高性能LSI设计的短时间。我们开发了一种特殊的设计方法和工具,可以充分利用这款新设备的能力。工业数据的实验结果表明,我们的方法具有ISSP设计的优势。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号