Formal Test Generation for Sequential Circuits Using Global Temporal Logic

摘要

This paper presents a formal algorithm for un-resetable lines circuits using GTL (Global Temporal Logic), which avoids drawbacks of conventional structure approaches. Based on the global temporal logic that defined by forward and reverse operator, a common formal framework for test generation is presented. Some heuristics that accelerate the testing process and its implementation are also given.