【24h】

Silt: the bit-parallel approach

机译:淤泥:位并行方法

获取原文

摘要

A particular form of parallelism, called bit-parallelism, isintroduced. A bit-parallel organization distributes each bit of a dataitem to a different processor. Bit-parallelism allows computation thatis sublinear with word size for such operations as integer addition,arithmetic shifts, and data moves. The implications of bit-parallelismfor system architecture are analyzed. An implementation of abit-parallel architecture based on a mesh with a bypass network ispresented. Using a conservative estimate for cycle time, a Siltprocessor performs 64-b integer additions more than 10 times faster thanthe Connection Machine-2. Using current CMOS technology, a 16 Mprocessor Silt system would be capable of nearly 500 billion 32-b addsper second. The application of the architecture to low-level visionalgorithms is discussed
机译:引入了一种特殊的并行形式,称为位并行。位并行组织将数据项的每个位分配到不同的处理器。通过位并行,可以进行整数大小,算术移位和数据移动等运算,其运算与字大小成线性关系。分析了比特并行机制对系统架构的影响。提出了基于具有旁路网络的网格的比特并行架构的实现。使用保守的周期估计,Siltprocessor执行64位整数加法运算的速度比Connection Machine-2快10倍以上。使用当前的CMOS技术,一个16处理器的Silt系统将每秒能够实现近5000亿32-b加法。讨论了该架构在低级视觉算法中的应用

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号