【24h】

FPGA ASIC Implementation of Differential Power Analysis Attack on AES

机译:AES差分功率分析攻击的FPGA和ASIC实现

获取原文
获取原文并翻译 | 示例

摘要

Advanced Encryption Standard (AES) is a new block cipher standard adopted by U.S. government. Differential Power Analysis (DPA) attack based on correlation coefficient is an effective method to attack the cryptographic device and extract the secret key. Recently, more and more people have become interested in this researching area. In this paper, we built an experiment environment of AES encryption and Correlation DPA attack. We carried out the attack on both FPGA and ASIC board. According to the experiment result, we analyzed the effectiveness and correctness of attack on the two boards. Furthermore, we compared the power data consumed by FPGA and ASIC, and described it in details. Our approach is also the first step to link the effect of attack to the detailed power consumption measurements.
机译:高级加密标准(AES)是美国政府采用的新的分组密码标准。基于相关系数的差分功率分析(DPA)攻击是一种攻击密码设备并提取密钥的有效方法。近来,越来越多的人对该研究领域感兴趣。在本文中,我们构建了AES加密和相关DPA攻击的实验环境。我们对FPGA和ASIC板均进行了攻击。根据实验结果,我们分析了两块板上攻击的有效性和正确性。此外,我们比较了FPGA和ASIC消耗的功率数据,并对其进行了详细描述。我们的方法也是将攻击效果与详细功耗测量联系起来的第一步。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号