首页> 外文会议>Computing, Networking and Communications (ICNC), 2012 International Conference on >FPGA implementation of extended reconfigurable Binary Edwards Curve based processor
【24h】

FPGA implementation of extended reconfigurable Binary Edwards Curve based processor

机译:基于扩展的可重构Binary Edwards曲线处理器的FPGA实现

获取原文
获取原文并翻译 | 示例

摘要

Elliptic Curve Cryptosystem (ECC) is the next generation public key ciphers for securing communications. However, due to its inherent complex mathematical nature, it poses challenges to designers. In this paper, we present a Field Programmable Gate Array (FPGA) design of scalar multiplication on Binary Edwards Curve (BEC) for state of the art field of GF(2233). The work contributes to develop shared data and control paths for the processor, to support two important curve operations, namely point halving and doubling based scalar multiplication. Such a unified design has the advantage of reduction in hardware and yet supporting both these important operations. To the best of our knowledge, this is the first reported design of a BEC based procesor which supports both point halving and doubling. Detailed experimental results are provided to show that with minimal overhead the design can perform both point doubling and halving based scalar multiplications.
机译:椭圆曲线密码系统(ECC)是用于保护通信安全的下一代公共密钥密码。但是,由于其固有的复杂数学性质,它给设计人员带来了挑战。在本文中,我们针对GF(2 233 )的最新领域,提出了在二进制Edwards曲线(BEC)上进行标量乘法的现场可编程门阵列(FPGA)设计。这项工作有助于开发处理器的共享数据和控制路径,以支持两个重要的曲线运算,即基于点减半和加倍的标量乘法。这种统一的设计具有减少硬件,同时支持这两个重要操作的优势。据我们所知,这是基于BEC的处理器的首次报道设计,该处理器支持点减半和加倍。提供的详细实验结果表明,该设计可以用最少的开销执行基于点加倍和减半的标量乘法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号