首页> 外文会议>8th annual international wafer-level packaging conference amp; tabletop exhibition 2011 >POTENTIAL OF LARGE AREA MOLD EMBEDDED PACKAGES WITH PCB BASED REDISTRIBUTION
【24h】

POTENTIAL OF LARGE AREA MOLD EMBEDDED PACKAGES WITH PCB BASED REDISTRIBUTION

机译:基于PCB的重新分布的大面积模具嵌入式包装的潜力

获取原文
获取原文并翻译 | 示例

摘要

The constant drive to further miniaturization and heterogeneous system integration leads to a need for new packaging technologies which also allow large area processing and 3D integration with potential for low cost applications. Large area mold embedding technologies and embedding of active components into printed circuit boards (Chip-in-Polymer) are two major packaging trends in this area. This paper describes the potential of advanced large area encapsulation processes for multi chip embedding in combination with large area and low cost redistribution technology derived from printed circuit board manufacturing. PCB based redistribution offers the potential of real large area redistribution up to 610 × 457 mm2 and the integration of through mold vias (TMVs) as both are standard features in PCB manufacturing. For the proposed combination of mold embedding and PCB based redistribution two process variations are introduced. The first approach starts with reconfigured wafer/panel assembly, encapsulation and PCB based redistribution with μvias for die interconnection. For the second approach dies are assembled face down on a Cu foil with an adhesive followed by an overmolding/ lamination step. The die interconnect is formed by a photolithography/etching step to open the Cu film at the locations of the die pads and the pads are connected by metallization afterwards. Process steps as assembly, encapsulation and redistribution on panel size are discussed in detail showing today's possibilities. Finally, packages developed are introduced demonstrating the feasibility of the proposed technology. In summary this paper describes the potential of large area mold embedding technology in combination with PCB based redistribution processes towards a 3D SiP stack. The technology described offers a cost effective packaging solution for e.g. future sensor/ASIC systems or processor/memory stacks providing miniaturization and sourcing advantages known from PoP assembly.
机译:对进一步小型化和异构系统集成的不断驱动导致对新包装技术的需求,这些新包装技术还允许大面积处理和3D集成以及低成本应用的潜力。大面积模具嵌入技术以及将有源元件嵌入印刷电路板(聚合物芯片)是该领域的两个主要封装趋势。本文描述了先进的大面积封装工艺用于多芯片嵌入,结合大面积低成本印刷电路板制造技术的潜力。基于PCB的重新分配提供了真正的大面积重新分配的潜力,最大可达610×457 mm2,并且通模过孔(TMV)的集成都是PCB制造中的标准功能。对于建议的模具嵌入和基于PCB的重新分布的组合,引入了两种工艺变化。第一种方法始于重新配置的晶圆/面板组装,封装和基于PCB的重新布线,其中具有用于芯片互连的μvia。对于第二种方法,使用粘合剂将模具面朝下安装在铜箔上,然后进行包覆成型/层压步骤。通过光刻/蚀刻步骤形成管芯互连,以在管芯焊盘的位置处打开Cu膜,然后通过金属化将焊盘连接。详细讨论了面板尺寸的组装,封装和再分配等过程步骤,显示了当今的可能性。最后,介绍了开发的软件包,证明了所提出技术的可行性。总而言之,本文描述了大面积模具嵌入技术与基于PCB的3D SiP堆栈重新分布工艺相结合的潜力。所描述的技术提供了一种经济高效的包装解决方案,例如未来的传感器/ ASIC系统或处理器/内存堆栈可提供PoP组装中已知的小型化和采购优势。

著录项

  • 来源
  • 会议地点 Santa Clara CA(US);Santa Clara CA(US)
  • 作者单位

    Fraunhofer Institute for Reliability and Microintegration Gustav-Meyer-Allee 25, 13355 Berlin, Germany;

    Fraunhofer Institute for Reliability and Microintegration Gustav-Meyer-Allee 25, 13355 Berlin, Germany;

    Fraunhofer Institute for Reliability and Microintegration Gustav-Meyer-Allee 25, 13355 Berlin, Germany;

    Fraunhofer Institute for Reliability and Microintegration Gustav-Meyer-Allee 25, 13355 Berlin, Germany;

    Fraunhofer Institute for Reliability and Microintegration Gustav-Meyer-Allee 25, 13355 Berlin, Germany;

    Technical University Berlin, Microperipheric Center;

    Technical University Berlin, Microperipheric Center;

    Technical University Berlin, Microperipheric Center;

    Fraunhofer Institute for Reliability and Microintegration Gustav-Meyer-Allee 25, 13355 Berlin, Germany;

    Fraunhofer Institute for Reliability and Microintegration Gustav-Meyer-Allee 25, 13355 Berlin, Germany;

    Fraunhofer Institute for Reliability and Microintegration Gustav-Meyer-Allee 25, 13355 Berlin, Germany;

    Fraunhofer Institute for Reliability and Microintegration Gustav-Meyer-Allee 25, 13355 Berlin, Germany;

    Technical University Berlin, Microperipheric Center;

  • 会议组织
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类 包装工程;
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号