A high performance design of a three-stage amplifier is presented in this paper using the Impedance Adapting Compensation (IAC). The circuit is designed in 0.35um CMOS technology with 3.3V voltage power supply. When driving a 150pF capacitive load， this amplifier achieves as high as 144dB dc gain，7.44MHz gain-bandwidth product (GBW) ，60°phase margin（PM），1.26V/us slew rate (SR) and 0.95mW power dissipation. This work provides a higher dc gain and wider GBW compared to other multistage amplifier
展开▼
